This book introduces novel techniques for generating low-power hardware from a high-level description of a design in terms of Concurrent Action-Oriented Specifications (CAOS). It also describes novel techniques for formal verification of such designs. It will provide the readers with definitions of various power optimization and formal verification problems related to CAOS-based synthesis, necessary background concepts, techniques to generate hardware according to the designs power requirements, and detailed experimental results obtained by applying the techniques introduced on realistic hardware designs.

Rezensionen ( 0 )
Once a month we give presents to the most active reader.
Post more reviews and get a reward!
Zitate (0)
Sie können als Erste ein Zitat veröffentlichen.